Abstract-This paper proposes a fundamental frequency sorting algorithm for balancing the floating capacitors in modular multilevel converters with low-frequency carrier phase shift modulation. The relationship between the driving pulses and submodules (SMs) is rebuilt in every fundamental period by sorting the voltage increments and present voltages. Besides, an improved and simplified strategy is proposed to predict the charging abilities of the driving pulses, so as to avoid sorting the voltage increments. Based on the proposed method, the switching frequency of each power device and the carrier frequency are identical, which reduces the operational losses for applications regarding high power. At the same time, the sorting frequency is as low as the fundamental frequency, which alleviates a large amount of computational cost, and the necessity to measure arm currents is omitted. In this case, the arm current sensors are eliminated, and simplified communication among the central controller and the local ones is set up. Finally, a three-phase 1-MVA simulation platform with 120 SMs and a down-scaled 6-kVA experimental prototype with 48 SMs are constructed to validate the proposed approach.
Proportion of the second harmonic component. θ 2ω Second harmonic current's phase angle.
J n (ξ )
First-type Bessel function. Y Number of the carrier with the minimum capacitor voltage increment.
I. INTRODUCTION

I
N THE past two decades, voltage source converters (VSCs) have been widely applied for high-voltage direct current transmission, renewable energy power generation, and high-power motor drive [1] - [4] . Modular multilevel converter (MMC), as a prospective multilevel voltage converter, has drawn much attention due to its high modularity, high reliability, high efficiency, and low distortion [5] - [10] . It realizes high voltage conversion by stacking a large number of submodules (SMs) made up of half bridges, full bridges, or other classical power units together [11] - [14] . Compared with the conventional VSC topologies which adopt the directly series-connected devices to accomplish high voltage conversion, the issue of voltage sharing among these devices can be avoided by employing MMC. Moreover, the voltage levels of 2168-6777 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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MMC can be expanded to arbitrary numbers, which results in fewer distortions in voltage and current waveforms. An increasing number of SMs leads to more sophisticated modulation and deteriorated performance of capacitor voltage balancing for MMCs. In many cases, the capacitor voltage balancing performance is related to modulation schemes. There are two commonly used modulation techniques for MMCs, namely, staircase modulation and carrier phase shift pulsewidth modulation (CPS-PWM). Generally, staircase modulation is very suitable for large-scale MMCs with a large number of SMs as perfect harmonic performance can be achieved with fundamental switching frequency. However, the harmonic performance with staircase modulation is degraded in the small or medium MMCs with reduced number of SMs, in which the CPS-PWM is more applicable [15] - [19] . Ilves et al. [19] investigated the impact of switching frequencies on the balancing performance of the capacitors under CPS-PWM. Van der Merwe [20] , [21] proposed that the capacitor voltages can keep balanced naturally by CPS-PWM when the carrier frequency is high for a steady system. However, if the initial states of the capacitors are unbalanced or any disturbance happens, the capacitor voltages cannot keep balanced. Accordingly, an efficient approach to balance capacitor voltages is essential for MMCs.
The sorting method and corresponding improved strategies, which were primitively proposed by Rainer Marquardt, can be adapted to any modulation scheme [22] - [24] . In a MMC circuit, the most suitable SMs are selected depending on the polarity of currents in the bridge arm. To achieve this target, frequent sorting calculation is required, which is a big burden for the controllers. Meanwhile, some unnecessary switching commutations are generated, which result in increased switching frequency and losses. The hierarchical closed-loop control method utilizes different components of the arm current to stabilize the overall energy in the whole arm and the voltages on individual capacitors [25] , [26] . The tasks for the central controller are alleviated thanks to the distributed control architecture, while clock synchronization between different controllers must be guaranteed. Ilves et al. [27] , Deng and Chen [28] , Huber and Korn [29] , Du et al. [30] proposed a kind of pulse reassignment method for staircase modulation. It allocates the driving pulses to the SMs according to their contributions to the net charges of the capacitors in every fundamental period. Thus, the switching frequency equals the fundamental one. But this method is discussed under staircase modulation and the distortion of the output waveform is a little large when the number of SMs is small. Deng and Chen [31] and Song et al. [32] presented two special voltage balancing methods for CPS-PWM where the values of sorting and carrier frequencies are the same Deng and Chen [31] utilized a high-frequency current in the bridge arms which is generated by altering the phase-shifted angle for balance of capacitor voltages. Nevertheless, the system efficiency is decreased by the circulating current with high frequency and extra ripples in the capacitor voltages are caused. Reconstructed relationships between the driving pulses and SMs were presented in [32] according to the ability to charge for each driving pulse per carrier period. However, the evaluation of the charging capabilities is relatively complicated.
To solve the issues mentioned above, an approach to balance capacitor voltages by fundamental frequency sorting algorithm (FFSA) is proposed with CPS modulation schemes. Reconstruction of the driving pulses in each fundamental period is accomplished considering their charging capabilities. By either sorting the increase in voltages or the symmetry of the relation between the voltage increments and pulse numbers, the information of each driving pulse's ability to charge is obtained. With the proposed approach to balance capacitor voltages, the computational cost significantly decreases, since the sorting frequency drops dramatically (identical to the fundamental frequency). Moreover, measurement of arm currents is not required, saving the cost of current sensors. Furthermore, it is easier for different controllers to communicate with each other.
II. TRADITIONAL CONTROL STRATEGY MODELING
A. MMC Topology and Its Working Principles
As displayed in Fig. 1 , for a three-phase MMC, N SMs and an arm inductor L are connected in series in each arm. Half bridge, the most frequently-used SM topology, contains two IGBTs S 1 , S 2 , and a dc capacitor C. The terminal voltage of an SM v i j k can be either zero or equal to the capacitor voltage, which is derived according to the switching states of S 1 and S 2 in the normal mode. Accordingly, the terminal voltage v i j k and charging current i ci j k can be calculated as
where s i j k is the switching function of kth SM. s i j k = 1 means that S 1 conducts, and s i j k = 0 means that S 2 conducts. For the upper arm, i = u, while for the lower arm, i = l. j = A, B, C, and v ci j k is the corresponding capacitor voltage, and i i j is the arm current.
The linear relationship between the circulating current i cir j , output current i s j and upper/lower arm currents i u j , i l j can be expressed as
According to the KVL equations for both arms, the expressions of the output voltage and circulating current are
where v j is the output voltage and V dc is the input dc voltage. The ideal output voltage v j and output current i s j are derived as
Regardless of circulating current active suppression strategy and the injection of third harmonic, the currents in any arm of the MMC can be expressed as [19] , [33] 
where the modulation index is m V = 2V sm /V dc , θ = θ V − θ I is the angle of power factor, ε 2ω represents the proportion of the second harmonic component in the fundamental arm current, and the second harmonic current's phase angle is denoted by θ 2ω . ε 2ω is usually in the range of 10%-20% since the inductors placed in bridge arms are used for suppressing the second-order harmonic. According to the double Fourier integral analysis in [19] and [33] , fast Fourier transformation analysis of the kth driving signal S lk is depicted as
B. CPS Modulation Scheme for MMCs
CPS-PWM is usually applied for MMCs in small or
where ω c indicates the angular frequency of the carrier, and ω represents the fundamental angular frequency, where ω c = qω, and q is the carrier ratio. θ ck represents the initial phase angle for the kth carrier, and θ ck = θ c1 −(k −1)×2π/N. m denotes the carrier index variable and n is the index variable for the baseband. A mn is the harmonic amplitude, which can be expressed as
where m = 1, 2, 3, . . . , n = 0, ±1, ±2, . . . and J n (ξ ) denotes the first-type Bessel function [34] , and it is given as
It is observed that 1/m is an inverse proportion function, which would decrease with the increase of m; and sin[(m + n)π/2] equals 0, 1, or (−1) depending on whether (m + n) is even or odd. Fig. 3 shows the curves of A mn with respect to the carrier ratio m and the harmonic order n, respectively.
According to Fig. 3 , it is found that the amplitude of mth-order harmonic decreases with the rise of m; and the amplitude of nth-order harmonic decreases with the increasing absolute value of n. The amplitude spectrum is shown in Fig. 4 . When the carrier frequency is relatively high (i.e., q is large), the dc and fundamental components are far away from the first carrier-order harmonic, so there is little effect of the first carrier-order harmonic on the dc and fundamental components. However, when the carrier frequency is relatively low, the first carrier-order harmonic nearly has the same amplitude as that of the dc and fundamental components, so the effect of carrier-order harmonic on the dc, fundamental and twice-order harmonic components should be taken into account.
Assume all the cell capacitor voltages are balanced, which means V c = V dc /N, and
Thus, the upper arm, lower arm, and output voltages are described as
According to the above analysis, it is found the following.
1) The harmonics with the lowest order in the upper, lower and output voltages are N-times carrier-order and its sideband harmonics, which means the equivalent switching frequency of the arm voltage and output voltage is equal to N times the carrier frequency.
2) The fundamental components of the upper, lower and output voltages are independent of the initial carrier angle θ ck . 3) For the voltages in the upper and lower arms, the dc components are equivalent, but the fundamental and harmonic components are in the opposite phase with the same amplitude. 4) When N is even or q is odd, the upper, lower and output voltages do not include even harmonics.
III. PROPOSED VOLTAGE BALANCE APPROACH BASED ON FFSA AND ITS SIMPLIFIED STRATEGY In this section, the features of charging for the driving pulses by using CPS modulation are analyzed in depth, and the conclusion that different pulses have different charging abilities under low frequency CPS is obtained. Therefore, in order to achieve voltage balance, different driving signals should be distributed to corresponding SMs according to the charging abilities and voltages of capacitors. In this paper, a dual sorting mechanism is proposed to reassign the pulse-to-SM relationship. Besides, a simplified strategy is also proposed to eliminate the sorting of voltage increments, where the derivation of charging capabilities for the driving pulses is accomplished by theoretical analysis.
A. Features of Charging for the Driving Pulse With CPS Modulation
The capacitor charging current equals to the product of the arm current and the switching function. For CPS modulation, when the carrier ratio q is an integer, the driving pulses include the dc component, the fundamental component, the qth-order component and its sideband harmonics, and the arm currents include the dc, fundamental and second-order components. Thus, the capacitor charging currents contain the dc component, fundamental and integer-multiple-order harmonics, in which dc component would cause net charges on the capacitor voltage, and ac components would cause ac ripples on the capacitor voltages. To keep capacitor voltage balanced, the dc charging current should be carefully considered. In a fundamental period, the capacitor voltage charging V clkCPS can be expressed as
where 
According to It can be observed that when q = 3 (carrier frequency f c = 150 Hz), V clkCPS is mainly dependent on A 1(−q) , A 1(2−q) and A 2(1−2q) , and A 1(1−q) is ten times larger than A 1(−q) and A 1(2−q) , so the capacitor voltage increase is mainly related to A 1(1−q) . V clkCPS can be simplified as
From (14), increment of the capacitor voltage V clk150 Hz is only related to the fundamental component in the arm current. The relationship between the capacitor voltage ripple V * clk150 Hz and the carrier number k with respect to different values of θ is shown in Fig. 6 .
B. Proposed Approach to Balance Capacitor Voltages
In terms of the above analysis, the voltage increments of the same SM's capacitor in a fundamental period are different with different driving pulses. Therefore, in order to achieve the voltage balance of capacitor, the driving pulse should be distributed to the corresponding SM in each fundamental period according to the charging characteristics of driving pulse and the present voltage of capacitor. For example, the Dual sorting mechanism for the proposed voltage balancing approach.
pulse with the highest voltage increment should be employed to drive the SM with the lowest capacitor voltage, and the pulse with the lowest voltage increment should be applied for driving the SM with the highest capacitor voltage.
In order to implement the above balancing strategy, a dual sorting mechanism is built, as illustrated in Fig. 7 . The increments in voltageV ci of different pulses are sorted in the ascending order, while the sorting of present capacitor voltages V ci is in the opposite way. Then an optimal pulseto-SM relationship is accordingly established that the pulse with highest voltage increment is allocated to the SM with lowest capacitor voltage, and the pulse with second highest voltage increment is distributed to the SM with second lowest capacitor voltage, and so on. With this one-to-one distributing relationship between drive pulse and SM, balanced voltage can be achieved for floating capacitors. Moreover, because only the measurement of capacitor voltages is required and no current measurement is needed, the cost of sensor can be greatly alleviated.
Since the control frequency of the FFSA capacitor voltage balance method is equal to the fundamental frequency, which is relatively lower than that of the conventional higher frequency sorting method, the convergence rate should be carefully considered. With the consideration of the proposed balancing method, the pulse with the highest voltage increment is employed to drive the SM with the lowest capacitor voltage, and the pulse with the lowest voltage increment is applied for driving the SM with the highest capacitor voltage. Therefore, the convergence rate can be expressed by the difference between the maximum and minimum values of capacitor voltage increment.
From (14), when the carrier frequency is 150 Hz (q = 3), the maximum and minimum values of capacitor voltage increment V clk150 Hz can be calculated as
Denote the normalized convergence rate V * rate150 Hz = ωC(V clk150 Hz max −V clk150 Hz min )/I sm . According to (15) , Fig. 8 shows the relationship between V * rate150 Hz and power factor angle θ , modulation index m v , with θ V = −π/2, θ c1 = 0, N = 20 or N = 8. From Fig. 8 , the convergence rate is mainly related to the modulation index m v , rather than the power factor angle θ . And the convergence rate is relatively high for both N = 20 and N = 8 that the capacitor voltages can converge fast under a nonideal divergence condition.
C. Simplified Voltage Balancing Method
According to (14) , when the carrier frequency is 150 Hz (q = 3), the capacitor voltage increment V clk150 Hz can be described by a standard cosine function of the initial carrier angle θ ck . In addition, θ ck is linear with the driving signal number of k, so V clk150 Hz is also a cosine function of k, and the period is N. Denote Y by the number of the carrier with the minimum capacitor voltage increment. Then the farther the pulse number k is away from Y , the stronger the pulse's ability to charge is. On the contrary, the charging ability becomes weaker if k approaches Y . Therefore, if the number Y is found, There are two methods to find Y . One method is judging directly from the voltage increments of different driving pulse, and the other one is through theoretical analysis, with which the value of Y for 150 Hz carrier frequency is obtained in (16) . With these two methods, Y is found and the ascending order of charging ability of the driving pulses in Fig. 7 can be obtained, which can avoid the sorting process. Therefore, with the simplified method, the computational cost can be further reduced
IV. SIMULATION AND EXPERIMENTAL VERIFICATIONS
For the sake of validating the effectiveness of the proposed approach to balance capacitor voltages, a simulation model of a 20-SM arm based three-phase MMC is built in MATLAB/Simulink and a small-scale experimental prototype is also constructed, while only 8 SMs are employed in each arm. As illustrated in Fig. 9 , the grid-connected simulation system is presented, and the verification by experiment is completed by using three-phase passive loads, with detailed specifications in Table I .
A. Simulation Results
In the simulation, the common control algorithm by employing two loops is applied. The outer loop controller is responsible for controlling the active/reactive power, while the control of the active and reactive currents is realized by the inner loop controller. The reference values for the active power and reactive power are set to 1000 kW and 0 kVar separately. The initial angle of the first carrier θ c1 = 0 and the modulation index is about 0.9222. The simulation results of voltages/currents at the output and in the arm of phase A are displayed in Fig. 10 , which are in well coincidence with the theoretical analysis. Fig. 11 also shows the detailed waveforms of drive signals for the upper arm of phase A. The sum of all the driving signals is illustrated in Fig. 11(1) . Its maximum amplitude is 20 while the minimum one is 1. The sorting flag signal is displayed in Fig. 11(2) , from which sorting frequency is equal to the fundamental frequency. The number and actual waveforms of driving pulse signals for the 1st, 10th, and 20th SM in phase A s upper arm are also exhibited in Fig. 11(3) - (5) and (6)- (8), respectively. The switching frequency for each switch is identical to the carrier frequency.
The dynamic performance by using the proposed balancing strategy is also illustrated in Fig. 12 . Before 0.5 s, the active power is 0 kW and reactive power is 1000 kVar. At 0.5 s, the active power increases to 1000 kW, and the reactive power jumps to 0 kVar. After a short transient period, the capacitor voltages are rebalanced. Therefore, the proposed balancing strategy is also effective during the dynamic response of output current variation. Besides, Fig. 13 shows the dynamic performance by using the simplified balancing strategy, which also can achieve good performance during the dynamic response.
B. Experimental Results
The experimental prototype with the parameter values in Table I is Figs. 17 and 18 . From the experimental results, the switching frequency for each SM is the same as the carrier frequency. The proposed approach can effectively reduce the sorting and switching frequencies, and the switching actions are equally distributed among the SMs. Besides, the capacitor voltages can stay stable at the rated value with a ripple of 7.7 V. Fig. 19 shows the 1st, 5th, and 8th SMs' capacitor voltages with the proposed balancing method enabled and disabled. During the interval that the proposed balancing method Fig. 18. 1st, 5th , and 8th SMs' capacitor voltages, and sort flags in the lower arm. Fig. 19 . 1st, 5th, and 8th SMs' capacitor voltages with the proposed balancing method enabled and disabled. is disabled, each driving pulse is used to activate the corresponding SM according to the pulse number. For instance, the first pulse and SM correspond to each other, and the second and SM correspond to each other, etc. The capacitor voltages v cl A1 , v cl A5 , v cl A8 quickly diverge when the balancing method is disabled. And the convergence process starts at the point when the proposed technique is applied again. Eventually, the capacitor voltages are balanced and slightly fluctuate around the nominal value. The proposed balancing method's dynamics are also exhibited in Fig. 20 with loads changing from 25 to 50 . The load current i s A decreases from 15.95 to 8.41 A, and the capacitor voltage ripples reduce from 13.6 to 7.7 V. Fig. 21 shows the 1st, 5th, and 8th SMs' capacitor voltages with the simplified balancing method enabled and disabled. The simplified method is disabled for nine fundamental periods in Fig. 21 , and the instant divergence of capacitor voltages v cl A1 , v cl A5 , v cl A8 happens. When the simplified Fig. 21 .
1st, 5th, and 8th SMs' capacitor voltages with the simplified balancing method enabled and disabled. voltage balancing strategy is enabled, they start converging and ultimately get close to the nominal voltage value. In Fig. 22 , the experimental results with the load resistor changing from 25 to 50 are depicted. The load current i s A decreases from 15.81 to 8.335 A, and the capacitor voltage ripple decreases from 13.9 to 7.9 V. The results demonstrate that the proposed simplified method also can keep capacitor voltage well balanced.
V. CONCLUSION
A FFSA-based method to balance the capacitor voltages with low-frequency CPS for MMC is proposed in this paper. A dual sorting mechanism is adopted to redistribute the driving pulses to SMs. Additionally, a simplified strategy is derived, where the sorting of voltage increments is eliminated. The proposed method contributes to the fact that all the power switches share average switching commutations, and the switching frequency for each switch equals the fundamental frequency. Consequently, the switching losses are extremely reduced. Meanwhile, the efficiency of system is strengthened with a great extent. Besides, the sorting frequency and the fundamental one have the same value, which saves lots of capacitor voltage sorting calculation. Furthermore, since measurement of the arm currents is not required, a large amount of cost for current sensors is omitted. As a result, simplified communication among different controllers is fulfilled. For verification purposes, 20 SMs are placed in each arm to form a simulation platform, and an 8-SM arm based experimental prototype is developed. The effectiveness of the proposed method is illustrated in both the simulation results and experimental verifications.
